This website requires JavaScript.
Explore
Help
Sign In
LuChiChick
/
STM32G030F6P6_Evaluation
Watch
1
Star
0
Fork
0
Code
Issues
Pull Requests
Actions
Packages
Projects
Releases
Wiki
Activity
Files
2b73c30a9d15b12631e7ddb35f744598e83d4361
STM32G030F6P6_Evaluation
/
Drivers
/
STM32G0xx_HAL_Driver
T
History
LuChiChick
1f6822dcbe
commit for SPI1 config, working on 32 Mbit/s speed with low clock polarity (CPOL) and first edge clock phase (CPHA); PB3 has now been set as SPI1_CS pin with named user label, working on push pull mode.
2026-09-14 10:27:29 +08:00
..
Inc
commit for SPI1 config, working on 32 Mbit/s speed with low clock polarity (CPOL) and first edge clock phase (CPHA); PB3 has now been set as SPI1_CS pin with named user label, working on push pull mode.
2026-09-14 10:27:29 +08:00
Src
commit for SPI1 config, working on 32 Mbit/s speed with low clock polarity (CPOL) and first edge clock phase (CPHA); PB3 has now been set as SPI1_CS pin with named user label, working on push pull mode.
2026-09-14 10:27:29 +08:00
LICENSE.txt
commit for a very basic initial project with SWD port config.
2026-08-03 19:49:55 +08:00