LuChiChick/STM32G030F6P6_Evaluation
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

Modified 'Timebase Source' from TIM1 to TIM17, TIM1 now operates with 1 MHz input and 1 ms period, channel 1 is configured as PWM output mode and mapped to PA8 to drive a buzzer.

Browse Source
This commit is contained in:
LuChiChick
2026-08-06 14:02:24 +08:00
parent d919880a08
commit fd232c511b
9 changed files with 5556 additions and 52 deletions
Download Patch File Download Diff File Expand all files Collapse all files
Core/Src/stm32g0xx_it.c
+8 -8
View File
@@ -58,7 +58,7 @@
extern DMA_HandleTypeDef hdma_usart2_rx;
extern DMA_HandleTypeDef hdma_usart2_tx;
extern UART_HandleTypeDef huart2;
extern TIM_HandleTypeDef htim1;
extern TIM_HandleTypeDef htim17;
/* USER CODE BEGIN EV */
@@ -133,17 +133,17 @@ void DMA1_Channel2_3_IRQHandler(void)
}
/**
* @brief This function handles TIM1 break, update, trigger and commutation interrupts.
* @brief This function handles TIM17 global interrupt.
*/
void TIM1_BRK_UP_TRG_COM_IRQHandler(void)
void TIM17_IRQHandler(void)
{
/* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 0 */
/* USER CODE BEGIN TIM17_IRQn 0 */
/* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 0 */
HAL_TIM_IRQHandler(&htim1);
/* USER CODE BEGIN TIM1_BRK_UP_TRG_COM_IRQn 1 */
/* USER CODE END TIM17_IRQn 0 */
HAL_TIM_IRQHandler(&htim17);
/* USER CODE BEGIN TIM17_IRQn 1 */
/* USER CODE END TIM1_BRK_UP_TRG_COM_IRQn 1 */
/* USER CODE END TIM17_IRQn 1 */
}
/**